Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications


Bin Nie, Lishan Yang, Adwait Jog, Evgenia Smirni College of William & Mary

Email: {bnie, lyang11, esmirni}@cs.wm.edu, ajog@wm.edu

Motivation

- Challenge in GPU reliability research: huge unreachable exhaustive fault sites for fault injection
- Benchmark GEMM: 16384 threads $\rightarrow 6.23 \times 10^{8}$ fault sites!
- Baseline solution: Random sampling based on statistics Confidence Interval:99.8% Error Margin: 1.26%
- Our goal: accurate & effective fault injection methodology


Progressive Error Sites Pruning




Conclusion


- GPGPU applications have huge unreachable exhaustive fault sites
- We propose our progressive fault site pruning methodology leveraging GPGPU-specific features.
- Our pruning technique gets accurate GPU reliability assessment and achieves significant reduction in the number of fault injection experiments.

Background



Evaluation Accuracy






WILLIAM

CHARTERED 1693

Baseline: 60K random experiments, with 99.8% confidence intervals and 1.26% error margin.

Effectiveness

- ✓ Thread-wise pruning is most effective, as it reduces the magnitude of the number of error steps by up to 5 orders of magnitude.
- ✓ Instruction-wise pruning is most effective for HotSpot and PathFinder, because these are a lot of threads left after thread-wise pruning.
- Loop-wise pruning and bit-wise pruning progressively contributes to the reduction of the error sites for each benchmark kernel.



We use log scale with a base of 10 for the y-axis.
Only kernels in the first row are applicable to instruction-wise pruning

Reference

Nie, Bin, Lishan Yang, Adwait Jog, and Evgenia Smirni. "Fault Site Pruning for Practical Reliability Analysis of GPGPU Applications." In *Proceedings of the 51th Annual IEEE/ACM International Symposium on Microarchitecture*. ACM, 2018.

Acknowledgement

This material is based upon work supported by the National Science Foundation (NSF) grants (#1717532 and #1750667) and a summer grant from the College of William and Mary. This work was performed in part using computing facilities at the College of William and Mary which were provided by contributions from the NSF, the Commonwealth of Virginia Equipment Trust Fund and the Office of Naval Research.